git.the-white-hart.net Git

]> git.the-white-hart.net Git - vhdl/commit

Update project

* Add single stepping back to CPU
* Separate flash and RAM cyc signals
* Add timers
* Fix interrupt bug

libraries/timer/tests/test_timer.vhd	[new file with mode: 0644]	blob
libraries/timer/timer.vhd	[new file with mode: 0644]	blob
projects/cpu_0/cpu.vhd		diff \| blob \| history
projects/cpu_0/nexys2.vhd		diff \| blob \| history
projects/cpu_0/tests/test_cpu.vhd		diff \| blob \| history

All of my VHDL libraries and projects