]> git.the-white-hart.net Git - vhdl/commit
projects / vhdl / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: b730934) | patch
Fix saturation block to synthesize
authorrs <>
Fri, 12 Dec 2025 03:10:14 +0000 (21:10 -0600)
committerrs <>
Fri, 12 Dec 2025 03:10:14 +0000 (21:10 -0600)
commit66a103522bef3370307e6f51c688b1b7f6fbc616
treeecc568148be66e17a043c2723bedfc0377b738fbtree | snapshot
parentb7309341a4796ce6742ebea18e05cfd443edf29bcommit | diff
Fix saturation block to synthesize

This is the strangest instance of something that would simulate but not
synthesize that I've seen.  Make a note to write it up for the website
later.  Unless I'm going crazy and it didn't actually simulate earlier.
libraries/dsp/saturate.vhd diff | blob | history
All of my VHDL libraries and projects