git.the-white-hart.net Git

]> git.the-white-hart.net Git - vhdl/commit

Add reset logic and update clock syncs

libraries/nexys2/tests/nexys2_usb.vhd		diff \| blob \| history
libraries/nexys2/usb.vhd		diff \| blob \| history
libraries/utility/fifo_xclk.vhd		diff \| blob \| history
libraries/utility/sync_rst.vhd	[new file with mode: 0644]	blob
libraries/utility/tests/test_sync_rst.vhd	[new file with mode: 0644]	blob
libraries/utility/xclk_sig.vhd		diff \| blob \| history
libraries/utility/xclk_vec.vhd		diff \| blob \| history

All of my VHDL libraries and projects